read_verilog add_two_chains.v
hierarchy -auto-top
proc; opt_clean
equiv_opt csa_tree
design -load postopt

select -assert-min 2 t:$fa
select -assert-count 2 t:$add