read_verilog ../common/blockram.v
chparam -set ADDRESS_WIDTH 9 -set DATA_WIDTH 9 sync_ram_sdp
synth_intel_le -family cycloneiv
cd sync_ram_sdp
select -assert-count 1 t:MISTRAL_M9K
select -assert-none t:MISTRAL_M9K %% t:* %D