Mohamed Gaber
|
e58125b605
|
Merge remote-tracking branch 'upstream/main' into silimate
|
2026-06-09 16:22:51 +03:00 |
|
Catherine
|
a727e7f6e7
|
Migrate build system to CMake
See #5895 for details.
This commit does not include CI or documentation changes.
|
2026-06-03 08:58:10 +00:00 |
|
Miodrag Milanovic
|
75dcbe03c6
|
Convert RTLIL::unescape_id of IdString to unescape()
|
2026-05-16 19:49:45 +02:00 |
|
Miodrag Milanovic
|
8bbc3c359c
|
Remove id2cstr uses in our code base
|
2026-05-16 19:49:45 +02:00 |
|
Miodrag Milanović
|
1d87cefd80
|
Merge pull request #5882 from YosysHQ/std_cpp20
Bump required standard to C++20
|
2026-05-15 13:13:43 +00:00 |
|
Miodrag Milanović
|
36eceed720
|
Merge pull request #5862 from codexplorer-fish/cleaning-up-log-id
Cleaning up log_id()
|
2026-05-15 11:07:43 +00:00 |
|
Miodrag Milanovic
|
90e019e319
|
Fix compiling on GCC11
|
2026-05-13 10:11:36 +02:00 |
|
Chia-Hsiang Chang
|
86358bf825
|
fix: don't log error when getting non-top cells in -bb mode
|
2026-05-12 10:01:42 -07:00 |
|
Emil J. Tywoniak
|
3a150f2883
|
remove unused hashlib containers
|
2026-05-12 12:52:10 +02:00 |
|
Chia-Hsiang Chang
|
67373542ae
|
fix: add guard to avoid crash on null-pointer dereference
|
2026-05-12 00:32:45 -07:00 |
|
Chia-Hsiang Chang
|
0dcfe5cd4b
|
chore: add comments and log
|
2026-05-12 00:21:25 -07:00 |
|
Chia-Hsiang Chang
|
eb83c40d24
|
fix: check the cell is a child node before skipping
|
2026-05-12 00:07:00 -07:00 |
|
Chia-Hsiang Chang
|
9e6d66d74e
|
chore: log error when no scope found
|
2026-05-12 00:01:29 -07:00 |
|
Chia-Hsiang Chang
|
a00bb2b80b
|
fix: don't recursively update children
|
2026-05-11 18:09:06 -07:00 |
|
Chia-Hsiang Chang
|
7b2e63ac5b
|
refactor: style fix
|
2026-05-11 16:09:02 -07:00 |
|
Codexplorer
|
e41b969da2
|
Refactored uses of log_id()
|
2026-05-08 20:59:24 -07:00 |
|
Chia-Hsiang Chang
|
57c3e484e3
|
feat: parallel resim with chunks and bb
|
2026-05-08 18:54:18 -07:00 |
|
Chia-Hsiang Chang
|
a3d81a6d3f
|
refactor
|
2026-05-06 18:27:57 -07:00 |
|
Chia-Hsiang Chang
|
8a5a7c6fe6
|
feat: each instance simulates independently
|
2026-05-06 17:26:42 -07:00 |
|
Scott Ashcroft
|
23a05fcf35
|
Add comments to make sure it is clear scale is an exponent of 10
|
2026-04-23 17:22:14 +01:00 |
|
Scott Ashcroft
|
e69341cd5f
|
Make sure co-simulation only uses integer arithmetic
|
2026-04-23 17:22:14 +01:00 |
|
Stan Lee
|
5f663796ad
|
oops
|
2026-04-20 15:22:18 -07:00 |
|
Stan Lee
|
38f97edb45
|
Merge branch 'main' of github.com:silimate/yosys into fork-scope
|
2026-04-20 15:21:20 -07:00 |
|
Stan Lee
|
fb9a64086e
|
undo
|
2026-04-20 14:47:57 -07:00 |
|
Stan Lee
|
1bc33bc8c5
|
re-trigger
|
2026-04-20 14:47:43 -07:00 |
|
Stan Lee
|
63b61f04d0
|
further remove
|
2026-04-20 13:42:57 -07:00 |
|
Stan Lee
|
608ed37a6d
|
N-dimensional regs
|
2026-04-20 13:42:08 -07:00 |
|
Stan Lee
|
da1072d77d
|
add flag to toggle reg overwriting
|
2026-04-17 15:10:40 -07:00 |
|
Stan Lee
|
07ae46f1ea
|
comments and cleanup
|
2026-04-17 11:31:25 -07:00 |
|
Stan Lee
|
1298607d95
|
fix compilation err
|
2026-04-17 10:29:13 -07:00 |
|
Stan Lee
|
e7ffe7a7df
|
override register states
|
2026-04-17 10:27:45 -07:00 |
|
Stan Lee
|
146491af22
|
normalize scope
|
2026-04-08 16:18:55 -07:00 |
|
Emil J
|
86448c0001
|
Merge pull request #5655 from YosysHQ/emil/dffsr-sr-priority-undef
Undefine set&reset behavior of $dffsr
|
2026-04-08 14:22:34 +00:00 |
|
Stan Lee
|
f46ce5179f
|
greptile
|
2026-04-02 11:15:39 -07:00 |
|
Stan Lee
|
8bdbe82819
|
add log-interval
|
2026-04-02 10:12:39 -07:00 |
|
Stan Lee
|
91345c2283
|
warning msg and address spaces
|
2026-04-01 09:21:02 -07:00 |
|
Stan Lee
|
286303deca
|
Compilation fix
|
2026-03-31 12:57:27 -07:00 |
|
Stan Lee
|
b6f118091c
|
Support for N-dimensional arrays in simulation
|
2026-03-31 12:50:36 -07:00 |
|
Stan Lee
|
c767d90f3d
|
add warning
|
2026-03-30 14:13:43 -07:00 |
|
Stan Lee
|
e10f545c69
|
fixes
|
2026-03-30 13:13:14 -07:00 |
|
Stan Lee
|
857f356f1f
|
remove ambiguity in implementation
|
2026-03-30 12:26:44 -07:00 |
|
Stan Lee
|
01f0fd751f
|
fixes for arrays
|
2026-03-30 12:13:50 -07:00 |
|
tondapusili
|
5b22e64d19
|
sim: cache sigmap in register_output_step_values
|
2026-03-24 16:10:11 -07:00 |
|
tondapusili
|
69219e6be0
|
sim: early-return from checkSignals in sim mode
|
2026-03-20 12:32:49 -07:00 |
|
Stan Lee
|
8268a79af5
|
debug before assertion
|
2026-03-18 14:06:18 -07:00 |
|
Emil J. Tywoniak
|
498cb79abe
|
async2sync: explain dffsr control signal variable polarity
|
2026-03-09 20:18:56 +01:00 |
|
Emil J. Tywoniak
|
43ef4d2901
|
fixup! async2sync: $dffsr has undef output on S&R
|
2026-03-09 20:12:24 +01:00 |
|
Emil J. Tywoniak
|
ecb8b20f62
|
yosys: use newcelltypes for yosys_celltypes users
|
2026-03-04 12:39:44 +01:00 |
|
Akash Levy
|
d05236907a
|
Merge branch 'main' into sim
|
2026-03-03 20:58:07 -08:00 |
|
Emil J. Tywoniak
|
6f74c54c02
|
async2sync: $dffsr has undef output on S&R
|
2026-03-03 10:34:29 +01:00 |
|