mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-20 11:22:05 +00:00
Code Activity
15302 commits 123 branches 56 tags 58 MiB
Commit graph

3 commits

Author SHA1 Message Date
Gary Wong
e17ed5df88 verilog: add support for SystemVerilog string literals. 
Differences are new escape sequences (including escaped newline
continuations and hex escapes) and triple-quoted literals.
 2025-07-10 23:28:22 +02:00
Emil J. Tywoniak
dc204dc909 Revert "verilog: add support for SystemVerilog string literals." 
This reverts commit 5feb1a1752.
 2025-07-10 21:14:38 +02:00
Gary Wong
5feb1a1752 verilog: add support for SystemVerilog string literals. 
Differences are new escape sequences (including escaped newline
continuations and hex escapes) and triple-quoted literals.
 2025-07-03 20:51:12 -06:00