Akash Levy
439d859bba
Merge branch 'YosysHQ:main' into main
2025-04-03 10:48:42 -07:00
George Rennie
63b3ce0c77
Merge pull request #4971 from Anhijkt/pow-optimization
...
opt_expr: optimize pow of 2 cells
2025-04-03 14:34:36 +02:00
Jannis Harder
26a4b9b0c6
Merge pull request #4981 from jix/faster-liberty-lexing
...
Improve lexer performance for read_liberty
2025-04-03 13:32:33 +02:00
KrystalDelusion
1cfe1e2813
Merge pull request #4974 from YosysHQ/micko/config_exitcode
...
yosys-config: Propagate exit code for help command
2025-04-03 09:56:13 +13:00
Akash Levy
4bd08ac362
Merge branch 'YosysHQ:main' into main
2025-04-01 22:10:43 -07:00
github-actions[bot]
f03b44959b
Bump version
2025-04-02 00:23:07 +00:00
Anhijkt
c57cbfa8f9
opt_expr: add test
2025-04-01 21:54:46 +03:00
Anhijkt
6b5507139e
opt_expr: requsted changes
2025-04-01 20:37:22 +03:00
Miodrag Milanović
402af3ece7
Merge pull request #4982 from YosysHQ/micko/verific_fix_restore
...
verific: fix restoring msg state after blackbox import
2025-04-01 18:32:08 +02:00
Miodrag Milanovic
72f2185a94
verific: fix restoring msg state after blackbox import
2025-04-01 17:35:59 +02:00
Jannis Harder
bc01468c75
read_liberty: Faster std::string construction in the liberty lexer
...
This extends the `LibertyInputStream` added in the previous commit to
allow arbitrary lookahead. Then this uses the lookahead to find the
total length of the token within the input buffer, instead of consuming
the token byte by byte while appending to a std::string. Constructing
the std::string with the total length is known avoids any reallocations
from growing std::string's buffer.
2025-04-01 14:12:12 +02:00
Jannis Harder
119e998f12
read_liberty: Faster input handling for the liberty lexer
...
The lexer for liberty files was using istream's `get` and `unget` which
are notorious for bad performance and that showed up during profiling.
This replaces the direct `istream` use with a custom LibertyInputStream
that does its own buffering to provide `get` and `unget` that behave the
same way but are implemented with a fast path that is easy to inline and
optimize.
2025-04-01 14:12:12 +02:00
Miodrag Milanovic
66d7ffb2c5
yosys-config: redirect to stderr/stdout depending of exit code
2025-04-01 08:39:11 +02:00
github-actions[bot]
c08f72b806
Bump version
2025-04-01 00:26:08 +00:00
Akash Levy
027a4cec13
Merge branch 'YosysHQ:main' into main
2025-03-31 14:07:26 -07:00
Akash Levy
d743a18ea3
Fix extract_reduce infinite loop
2025-03-31 12:36:43 -07:00
Emil J
3a1255546a
Merge pull request #4975 from YosysHQ/emil/opt_expr-cover-with-tests
...
opt_expr: expand test coverage
2025-03-31 20:13:16 +02:00
Emil J. Tywoniak
6194eb939d
opt_expr: expand test coverage
2025-03-31 19:31:53 +02:00
Miodrag Milanovic
58a515d57f
yosys-config: Propagate exit code for help command
2025-03-31 16:19:45 +02:00
Akash Levy
f488b0e74c
Add lut2bmux, annotate_unqcoef, and seed tests
2025-03-31 05:55:54 -07:00
Akash Levy
3f00e57076
Improve the naming for opt_reduce
2025-03-31 01:22:42 -07:00
Akash Levy
f72d27fae0
Robustness fixes
2025-03-30 22:23:21 -07:00
Akash Levy
984c6357ba
Add -word mode to lut2mux and improve the naming
2025-03-30 17:54:35 -07:00
Akash Levy
161ff0fa3f
Add muxmode pass and tests
2025-03-30 17:54:18 -07:00
Anhijkt
83b095ab6c
opt_expr: optimize pow of 2 cells
2025-03-30 15:43:41 +03:00
Akash Levy
dacd882383
Remove selectconst
2025-03-28 17:40:40 -07:00
github-actions[bot]
314842d2a0
Bump version
2025-03-29 00:22:03 +00:00
Akash Levy
4d7581bc0b
Merge pull request #77 from williamzhu17/breaksop-tests
...
Added breaksop tests
2025-03-28 15:58:56 -07:00
williamzhu17
1628a22195
added extra test for multiple sops
2025-03-28 14:58:17 -07:00
Akash Levy
1a5415b5a2
Merge branch 'YosysHQ:main' into main
2025-03-28 14:56:36 -07:00
williamzhu17
a4a4544223
Merge branch 'breaksop-tests' of github.com:williamzhu17/yosys into breaksop-tests
2025-03-28 14:54:21 -07:00
williamzhu17
727c6a51be
added comment about one test case
2025-03-28 14:54:00 -07:00
William Zhu
ddb621d011
Merge branch 'Silimate:main' into breaksop-tests
2025-03-28 14:50:35 -07:00
williamzhu17
5987454eac
added breaksop-tests
2025-03-28 14:50:02 -07:00
Akash Levy
df8581a741
Merge pull request #76 from williamzhu17/breakreduce-tests
...
Add breakreduce Tests
2025-03-28 11:52:54 -07:00
williamzhu17
ebb7a1b548
added reduce XNOR test cases
2025-03-28 10:52:56 -07:00
williamzhu17
baaa90993e
added breakreduce tests
2025-03-28 10:43:10 -07:00
Emil J
1b25e1cee0
Merge pull request #4942 from Anhijkt/fix-ice40dsp
...
ice40_dsp: fix log_assert issue
2025-03-28 13:32:17 +01:00
Emil J
b2816b22c5
Merge pull request #4965 from YosysHQ/krys/gen_err_files
...
More *.err files in test failures
2025-03-28 13:08:44 +01:00
Emil J
c672e442c5
Merge pull request #4966 from yrabbit/primitives
...
Gowin. Remove unnecessary modules
2025-03-28 13:07:09 +01:00
Emil J
ec8b745929
Merge pull request #4733 from antmicro/fix-setundef-pass-for-params
...
Fix setting bits of parameters in setundef pass
2025-03-28 13:06:04 +01:00
Akash Levy
7bbd7ef3eb
Merge pull request #75 from williamzhu17/test-yosys-fix
...
Fixes for the test-yosys
2025-03-27 17:23:49 -07:00
williamzhu17
7208e05bdf
fixes for the yosys test
2025-03-27 17:19:08 -07:00
Akash Levy
65c41e73cd
Merge pull request #74 from williamzhu17/mux-and-or-not
...
Mux andnot + ornot optimization tests
2025-03-27 17:14:28 -07:00
williamzhu17
770eecb4f7
code cleanup
2025-03-27 15:27:15 -07:00
William Zhu
eefdcbfe81
added ornot tests
2025-03-27 15:23:18 -07:00
William Zhu
7f04cc6755
removed dump verilog
2025-03-27 15:14:28 -07:00
William Zhu
8666e9ae45
tests for mux_andnot
2025-03-27 15:13:57 -07:00
Akash Levy
61b0a5fad2
Merge pull request #73 from williamzhu17/opt_expand_test
...
opt_expand test cases
2025-03-27 13:54:47 -07:00
YRabbit
c37db637c7
Gowin. Remove unnecessary modules
...
Primitives that are not planned for implementation for reasons of
belonging to old unsupported chips or representing composite complex IPs
rather than primitives are removed.
Also latches and large MUXes not planned for implementation.
Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
2025-03-28 06:34:26 +10:00
