Krystine Sherwin
9c1ba188b9
dpicall.cc: Fix sans-plugin function call
2025-06-25 11:37:40 +12:00
Krystine Sherwin
d04d4081fc
Makefile: Add flex lib/include for brew
2025-06-25 11:32:46 +12:00
Krystine Sherwin
274ccd0778
preproc.cc: Use full path for generated file
...
Fixes out-of-tree builds.
2025-06-25 11:25:39 +12:00
Krystine Sherwin
5e44978ecc
docs/verilog_frontend.rst: Fix indentation
2025-06-25 10:39:50 +12:00
Krystine Sherwin
c62efb0ace
preproc depends on parser
2025-06-25 10:38:07 +12:00
Krystine Sherwin
b8218cb95e
Add libfl-dev
...
Should fix the missing `<FlexLexer.h>` error.
2025-06-25 10:23:44 +12:00
Krystine Sherwin
675a5744fa
Changes for bison < 3.6
...
Includes fix for double quoted tokens in syntax errors.
2025-06-25 10:15:51 +12:00
Emil J. Tywoniak
fd463f9597
fixup! fixup! ast, read_verilog: unify location types, reduce filename copying
2025-06-24 22:45:59 +02:00
Emil J. Tywoniak
4e1ac7830b
fixup! ast, read_verilog: unify location types, reduce filename copying
2025-06-24 22:14:30 +02:00
Emil J. Tywoniak
653c002ad0
ast, read_verilog: unify location types, reduce filename copying
2025-06-18 22:50:46 +02:00
Emil J. Tywoniak
6ac9f79de6
neater errors, lost in the sauce of source
2025-06-18 18:05:48 +02:00
Emil J. Tywoniak
242853f1f2
ast, read_verilog: refactoring
2025-06-18 12:39:32 +02:00
Emil J. Tywoniak
5af4e05125
ast: fix new memory safety bugs from rebase
2025-06-17 15:25:57 +02:00
Emil J. Tywoniak
20225d19ae
ast: ownership for string values
2025-06-17 02:11:51 +02:00
Emil J. Tywoniak
8a9f491ffc
ast, read_verilog: ownership in AST, use C++ styles for parser and lexer
2025-06-17 02:11:43 +02:00
github-actions[bot]
cd71f190cd
Bump version
2025-06-14 00:24:06 +00:00
KrystalDelusion
efa30dfdf8
Merge pull request #5176 from YosysHQ/krys/no_cxxopt_split
...
driver.cc: Don't split options on commas
2025-06-14 10:39:28 +12:00
KrystalDelusion
4ade617c41
driver.cc: Don't split options on commas
2025-06-13 10:31:53 +12:00
KrystalDelusion
67f8de54dc
Merge pull request #5160 from garytwong/fast-lex
...
verilog: improve string literal matching speed (fixes #5076 )
2025-06-13 09:57:01 +12:00
KrystalDelusion
82888580ac
Merge pull request #5152 from garytwong/unique-if
...
verilog: implement SystemVerilog unique/unique0/priority if semantics.
2025-06-13 09:56:53 +12:00
Emil J
c0f52c6ead
Merge pull request #5167 from YosysHQ/emil/fix-splitnets-single-bit-vector
...
splitnets: handle single-bit vectors consistently
2025-06-11 22:47:48 +02:00
Miodrag Milanović
e0747b71b7
Merge pull request #5174 from YosysHQ/micko/windows_action
...
Update CI, windows-2019 is deprecated
2025-06-10 08:06:38 +02:00
github-actions[bot]
c561ba84e3
Bump version
2025-06-10 00:24:41 +00:00
Miodrag Milanovic
a5edbc8836
Update CI, windows-2019 is deprecated
2025-06-09 19:07:53 +02:00
Miodrag Milanovic
c16cc539d4
Next dev cycle
2025-06-09 08:12:26 +02:00
Miodrag Milanovic
db72ec3bde
Release version 0.54
2025-06-09 07:23:54 +02:00
N. Engelhardt
0b19f628e9
Merge pull request #5172 from YosysHQ/nak/reduce_warning_spam
2025-06-08 06:50:56 +00:00
N. Engelhardt
cb79e28046
Merge pull request #5159 from YosysHQ/krys/fixing_selections
2025-06-08 06:40:15 +00:00
github-actions[bot]
2a25d92413
Bump version
2025-06-07 00:24:11 +00:00
N. Engelhardt
3fe31294d6
disable warning for intentional use of deprecated function (to assert the feature isn't used any more)
2025-06-06 16:41:25 +02:00
N. Engelhardt
f22248f056
downgrade verific warnings about common coding styles
2025-06-06 16:30:50 +02:00
Emil J
f123c6f452
Merge pull request #5170 from YosysHQ/emil/revert-log_debug
...
Revert log_debug back to macro from function
2025-06-06 16:29:45 +02:00
N. Engelhardt
f1dea78603
don't warn for every blackbox from verific
2025-06-06 15:37:42 +02:00
Emil J. Tywoniak
a16227b209
Revert "Change the implementation of log_debug in kernel/log.h from a macro function to a normal function."
...
This reverts commit 15cfce061a
2025-06-06 15:14:40 +02:00
Emil J. Tywoniak
239c265093
splitnets: handle single-bit vectors consistently
2025-06-05 10:58:06 +02:00
github-actions[bot]
50b63c6481
Bump version
2025-06-05 00:24:30 +00:00
Emil J
378add3723
Merge pull request #5163 from YosysHQ/emil/fix-single-bit-vector-leak
...
simplify: fix single_bit_vector memory leak
2025-06-04 17:00:54 +02:00
George Rennie
0fcf5c080d
Merge pull request #5158 from georgerennie/george/task_inout
...
read_verilog/astsimplify: copy inout ports in and out of functions/tasks
2025-06-04 14:23:08 +01:00
George Rennie
ab40403d90
Merge pull request #5154 from georgerennie/george/post_incdec_undo_fix
...
read_verilog: fix -1 constant used to correct post increment/decrement
2025-06-04 14:22:32 +01:00
Emil J. Tywoniak
c37b7b3bf4
simplify: fix single_bit_vector memory leak
2025-06-04 10:32:03 +02:00
Emil J
c21cd300a0
Merge pull request #5109 from YosysHQ/emil/aiger-map-fix-outputs
...
aiger: fix -map and -vmap
2025-06-02 15:07:19 +02:00
N. Engelhardt
1c742441db
Merge pull request #5150 from YosysHQ/krys/aiger_ordering
2025-06-02 13:06:36 +00:00
Lofty
169f04e634
Merge pull request #5155 from YosysHQ/lofty/codeowners
...
CODEOWNERS: add myself for the ABC doc
2025-06-02 08:38:32 +01:00
Gary Wong
ca7d94af99
verilog: improve string literal matching speed ( fixes #5076 )
...
Use a greedy regular expression to match input inside a string
literal, so that flex can accumulate a longer match instead of
invoking a rule for each individual character.
2025-05-31 22:38:44 -06:00
Gary Wong
10bb0f472f
docs: mention related effects for multiplexers in the cell library.
2025-05-30 21:43:33 -06:00
Gary Wong
62660b221f
docs: restore and update the note about if/case attributes.
2025-05-30 21:18:09 -06:00
github-actions[bot]
86282027c0
Bump version
2025-05-31 00:23:36 +00:00
George Rennie
97f51bb4b7
tests: add tests for task/function argument input/output copying
2025-05-31 01:21:06 +01:00
Krystine Sherwin
785cabcb0f
abc9_ops: Skip opt_expr in proc
2025-05-31 12:16:37 +12:00
George Rennie
45e8ff476e
read_verilog: copy inout ports in and out of functions/tasks
2025-05-31 01:09:03 +01:00
