mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 05:19:11 +00:00 
			
		
		
		
	Replace std::map with dict.
				
					
				
			Co-Authored-By: Eddie Hung <eddie@fpgeh.com>
This commit is contained in:
		
							parent
							
								
									0424555702
								
							
						
					
					
						commit
						ff8be2364e
					
				
					 1 changed files with 2 additions and 2 deletions
				
			
		| 
						 | 
				
			
			@ -49,9 +49,9 @@ struct ScatterPass : public Pass {
 | 
			
		|||
		for (auto module : design->selected_modules())
 | 
			
		||||
		{
 | 
			
		||||
			for (auto cell : module->cells()) {
 | 
			
		||||
				std::map<RTLIL::IdString, std::pair<RTLIL::SigSpec, RTLIL::SigSpec>> new_connections;
 | 
			
		||||
				dict<RTLIL::IdString, RTLIL::SigSig> new_connections;
 | 
			
		||||
				for (auto conn : cell->connections())
 | 
			
		||||
					new_connections.emplace(conn.first, std::make_pair(conn.second, module->addWire(NEW_ID, conn.second.size())));
 | 
			
		||||
					new_connections.emplace(conn.first, RTLIL::SigSig(conn.second, module->addWire(NEW_ID, GetSize(conn.second))));
 | 
			
		||||
				for (auto &it : new_connections) {
 | 
			
		||||
					if (ct.cell_output(cell->type, it.first))
 | 
			
		||||
						module->connect(RTLIL::SigSig(it.second.first, it.second.second));
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue