mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-31 00:13:18 +00:00
Code Activity

Added black box modules for all the 7-series design elements (as listed in ug953)

Browse source
This commit is contained in:
Clifford Wolf 2016-03-19 11:09:10 +01:00
parent ef4207d5ad
commit ff5c61b120
4 changed files with 3441 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
techlibs/xilinx/Makefile.inc
View file

@ -21,6 +21,7 @@ techlibs/xilinx/brams_init_16.vh: techlibs/xilinx/brams_init.mk
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/cells_map.v))
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/cells_sim.v))
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/cells_xtra.v))
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/brams.txt))
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/brams_map.v))
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/brams_bb.v))