mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-31 03:32:29 +00:00 
			
		
		
		
	fix formatting
Signed-off-by: Ethan Mahintorabi <ethanmoon@google.com>
This commit is contained in:
		
							parent
							
								
									bc66dfd9ea
								
							
						
					
					
						commit
						ff578ecabd
					
				
					 1 changed files with 1 additions and 1 deletions
				
			
		|  | @ -351,7 +351,7 @@ RTLIL::SigBit VerificImporter::netToSigBit(Verific::Net *net) { | ||||||
| 	else if (net && net->IsX()) | 	else if (net && net->IsX()) | ||||||
| 		return RTLIL::State::Sx; | 		return RTLIL::State::Sx; | ||||||
| 	else if (net) | 	else if (net) | ||||||
| 			return net_map_at(net); | 		return net_map_at(net); | ||||||
| 	else | 	else | ||||||
| 		return RTLIL::State::Sz; | 		return RTLIL::State::Sz; | ||||||
| } | } | ||||||
|  |  | ||||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue