mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-27 14:37:55 +00:00
Code Activity

synth_xilinx to call shregmap with enable support

Browse source
This commit is contained in:
Eddie Hung 2019-02-28 11:17:13 -08:00
parent 68f38f2ee0
commit fe4d6898de
2 changed files with 29 additions and 24 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/xilinx/synth_xilinx.cc
View file

@ -223,7 +223,7 @@ struct SynthXilinxPass : public Pass
Pass::call(design, "memory_map");
Pass::call(design, "dffsr2dff");
Pass::call(design, "dff2dffe");
Pass::call(design, "shregmap -init -params");
Pass::call(design, "shregmap -init -params -enpol any_or_none");
Pass::call(design, "opt -full");
Pass::call(design, "techmap -map +/techmap.v -map +/xilinx/arith_map.v");
Pass::call(design, "opt -fast");