mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-05 13:56:04 +00:00
Code Activity

Make SigSpec::updhash() use chunk iterator

Browse source
This commit is contained in:
Robert O'Callahan 2025-10-28 12:35:47 +00:00
parent 37e4c2e8f8
commit fd7b4f4a8b
1 changed files with 5 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

14
kernel/rtlil.cc
View file

@ -4736,10 +4736,9 @@ void RTLIL::SigSpec::updhash() const
return; return;
cover("kernel.rtlil.sigspec.hash"); cover("kernel.rtlil.sigspec.hash");
that->pack();
Hasher h; Hasher h;
for (auto &c : that->chunks_) for (auto &c : that->chunks())
if (c.wire == NULL) { if (c.wire == NULL) {
for (auto &v : c.data) for (auto &v : c.data)
h.eat(v); h.eat(v);
@ -5193,13 +5192,8 @@ void RTLIL::SigSpec::append(const RTLIL::SigSpec &signal)
cover("kernel.rtlil.sigspec.append"); cover("kernel.rtlil.sigspec.append");
if (packed() != signal.packed()) {
pack();
signal.pack();
}
if (packed()) if (packed())
for (auto &other_c : signal.chunks_) for (auto &other_c : signal.chunks())
{ {
auto &my_last_c = chunks_.back(); auto &my_last_c = chunks_.back();
if (my_last_c.wire == NULL && other_c.wire == NULL) { if (my_last_c.wire == NULL && other_c.wire == NULL) {
@ -5213,8 +5207,10 @@ void RTLIL::SigSpec::append(const RTLIL::SigSpec &signal)
} else } else
chunks_.push_back(other_c); chunks_.push_back(other_c);
} }
else else {
signal.unpack();
bits_.insert(bits_.end(), signal.bits_.begin(), signal.bits_.end()); bits_.insert(bits_.end(), signal.bits_.begin(), signal.bits_.end());
}
width_ += signal.width_; width_ += signal.width_;
check(); check();