mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-18 02:16:41 +00:00
Add v2 memory cells.
This commit is contained in:
parent
b96eb888cc
commit
fd79217763
22 changed files with 631 additions and 206 deletions
|
@ -37,7 +37,7 @@ design -save preopt
|
|||
|
||||
design -load start
|
||||
opt_mem_feedback
|
||||
select -assert-count 1 t:$memrd
|
||||
select -assert-count 1 t:$memrd_v2
|
||||
memory_map
|
||||
design -save postopt
|
||||
|
||||
|
@ -182,7 +182,7 @@ design -save preopt
|
|||
|
||||
design -load start
|
||||
opt_mem_feedback
|
||||
select -assert-count 1 t:$memrd
|
||||
select -assert-count 1 t:$memrd_v2
|
||||
memory_map
|
||||
design -save postopt
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue