mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-08 20:21:25 +00:00
Code Activity

Add v2 memory cells.

Browse source
This commit is contained in:
Marcelina Kościelnicka 2021-05-27 20:54:29 +02:00
parent b96eb888cc
commit fd79217763
22 changed files with 631 additions and 206 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/opt/bug2765.ys
View file

@ -31,4 +31,4 @@ proc
opt
select -assert-count 2 t:$memwr
opt_mem
select -assert-count 1 t:$memwr
select -assert-count 1 t:$memwr_v2

4
tests/opt/opt_mem_feedback.ys
View file

@ -37,7 +37,7 @@ design -save preopt
design -load start
opt_mem_feedback
select -assert-count 1 t:$memrd
select -assert-count 1 t:$memrd_v2
memory_map
design -save postopt
@ -182,7 +182,7 @@ design -save preopt
design -load start
opt_mem_feedback
select -assert-count 1 t:$memrd
select -assert-count 1 t:$memrd_v2
memory_map
design -save postopt