3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-10 08:03:26 +00:00

fix indentation across files

This commit is contained in:
Stefan Biereigel 2019-05-23 13:42:30 +02:00
parent 075a48d3fa
commit fd003e0e97
4 changed files with 80 additions and 60 deletions

View file

@ -327,7 +327,7 @@ namespace AST_INTERNAL
extern std::map<std::string, AST::AstNode*> current_scope;
extern const dict<RTLIL::SigBit, RTLIL::SigBit> *genRTLIL_subst_ptr;
extern RTLIL::SigSpec ignoreThisSignalsInInitial;
extern std::map<RTLIL::SigSpec, RTLIL::Cell*> wire_logic_map;
extern std::map<RTLIL::SigSpec, RTLIL::Cell*> wire_logic_map;
extern AST::AstNode *current_always, *current_top_block, *current_block, *current_block_child;
extern AST::AstModule *current_module;
extern bool current_always_clocked;