mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

fix indentation across files

Browse source
This commit is contained in:
Stefan Biereigel 2019-05-23 13:42:30 +02:00
parent 075a48d3fa
commit fd003e0e97
4 changed files with 80 additions and 60 deletions
Download patch file Download diff file Expand all files Collapse all files

6
frontends/ast/ast.cc
View file

@ -51,7 +51,7 @@ namespace AST_INTERNAL {
std::map<std::string, AstNode*> current_scope;
const dict<RTLIL::SigBit, RTLIL::SigBit> *genRTLIL_subst_ptr = NULL;
RTLIL::SigSpec ignoreThisSignalsInInitial;
std::map<RTLIL::SigSpec, RTLIL::Cell*> wire_logic_map;
std::map<RTLIL::SigSpec, RTLIL::Cell*> wire_logic_map;
AstNode *current_always, *current_top_block, *current_block, *current_block_child;
AstModule *current_module;
bool current_always_clocked;
@ -195,6 +195,8 @@ AstNode::AstNode(AstNodeType type, AstNode *child1, AstNode *child2, AstNode *ch
is_logic = false;
is_signed = false;
is_string = false;
is_wand = false;
is_wor = false;
was_checked = false;
range_valid = false;
range_swapped = false;
@ -941,7 +943,7 @@ static AstModule* process_module(AstNode *ast, bool defer, AstNode *original_ast
log("--- END OF AST DUMP ---\n");
}
wire_logic_map = std::map<RTLIL::SigSpec, RTLIL::Cell*>();
wire_logic_map = std::map<RTLIL::SigSpec, RTLIL::Cell*>();
if (!defer)
{