3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00

Simplified $fa undef model

This commit is contained in:
Clifford Wolf 2014-09-08 16:59:39 +02:00
parent 6dc07eb1f2
commit fcb46138ce
3 changed files with 6 additions and 15 deletions

View file

@ -214,6 +214,10 @@ struct ConstEval
RTLIL::Const t3 = const_and(sig_c.as_const(), t1, false, false, width);
RTLIL::Const val_x = const_or(t2, t3, false, false, width);
for (int i = 0; i < SIZE(val_y); i++)
if (val_y.bits[i] == RTLIL::Sx)
val_x.bits[i] = RTLIL::Sx;
set(sig_y, val_y);
set(sig_x, val_x);
}