mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-04-25 13:23:34 +00:00
Code Activity

Rename csa_tree to arith_tree.

Browse source
This commit is contained in:
nella 2026-04-08 12:14:02 +02:00 • committed by nella
parent c3c577f333
commit fc71719e6e
12 changed files with 90 additions and 90 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/techmap/Makefile.inc
View file

@ -55,7 +55,7 @@ OBJS += passes/techmap/extractinv.o
OBJS += passes/techmap/cellmatch.o
OBJS += passes/techmap/clockgate.o
OBJS += passes/techmap/constmap.o
OBJS += passes/techmap/csa_tree.o
OBJS += passes/techmap/arith_tree.o
endif
ifeq ($(DISABLE_SPAWN),0)

16
passes/techmap/csa_tree.cc → passes/techmap/arith_tree.cc
View file

@ -297,7 +297,7 @@ struct Rewriter {
return sig;
}
void replace_with_csa_tree(std::vector<Operand> &operands, SigSpec result_y, int neg_compensation, const char *desc)
void replace_with_carry_save_tree(std::vector<Operand> &operands, SigSpec result_y, int neg_compensation, const char *desc)
{
int width = GetSize(result_y);
std::vector<SigSpec> extended;
@ -354,7 +354,7 @@ struct Rewriter {
if (operands.size() < 3)
continue;
replace_with_csa_tree(operands, root->getPort(ID::Y), neg_compensation, "Replaced add/sub chain");
replace_with_carry_save_tree(operands, root->getPort(ID::Y), neg_compensation, "Replaced add/sub chain");
for (auto cell : chain)
module->remove(cell);
}
@ -370,7 +370,7 @@ struct Rewriter {
if (operands.size() < 3)
continue;
replace_with_csa_tree(operands, cell->getPort(ID::Y), neg_compensation, "Replaced $macc");
replace_with_carry_save_tree(operands, cell->getPort(ID::Y), neg_compensation, "Replaced $macc");
module->remove(cell);
}
}
@ -388,14 +388,14 @@ void run(Module *module)
rewriter.process_maccs();
}
struct CsaTreePass : public Pass {
CsaTreePass() : Pass("csa_tree", "convert add/sub/macc chains to carry-save adder trees") {}
struct ArithTreePass : public Pass {
ArithTreePass() : Pass("arith_tree", "convert add/sub/macc chains to carry-save adder trees") {}
void help() override
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
log("\n");
log(" csa_tree [selection]\n");
log(" arith_tree [selection]\n");
log("\n");
log("This pass replaces chains of $add/$sub cells, $alu cells (with constant\n");
log("BI/CI), and $macc/$macc_v2 cells (without multiplications) with carry-save\n");
@ -409,7 +409,7 @@ struct CsaTreePass : public Pass {
void execute(std::vector<std::string> args, RTLIL::Design *design) override
{
log_header(design, "Executing CSA_TREE pass.\n");
log_header(design, "Executing ARITH_TREE pass.\n");
size_t argidx;
for (argidx = 1; argidx < args.size(); argidx++)
@ -420,6 +420,6 @@ struct CsaTreePass : public Pass {
run(module);
}
}
} CsaTreePass;
} ArithTreePass;
PRIVATE_NAMESPACE_END