mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-18 21:25:47 +00:00
Code Activity

Revert some stuff

Browse source
This commit is contained in:
Akash Levy 2025-09-29 00:43:49 -07:00
parent 0b0c7bd19d
commit fbc2b71ed4
9 changed files with 8 additions and 42 deletions
Download patch file Download diff file Expand all files Collapse all files

4
tests/arch/microchip/widemux.ys
View file

@ -25,8 +25,8 @@ module widemux(
endmodule
EOT
synth_microchip -top widemux -family polarfire -noiopad
select -assert-count 3 t:CFG3
select -assert-none t:CFG3 %% t:* %D
select -assert-count 1 t:MX4
select -assert-none t:MX4 %% t:* %D
# RTL style is different here forming a different structure
read_verilog ../common/mux.v