mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 09:55:20 +00:00
Code Activity

Cleaner tests for RTLIL cells in struct_dynamic_range.sv

Browse source
This commit is contained in:
Dag Lem 2023-05-04 13:36:57 +02:00
parent ad437c178d
commit fb7f3bb290
2 changed files with 3 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
tests/svtypes/.gitignore vendored
View file

@ -1,4 +1,3 @@
/*.log /*.log
/*.out /*.out
/run-test.mk /run-test.mk
/temp

7
tests/svtypes/struct_dynamic_range.ys
View file

@ -1,8 +1,7 @@
! mkdir -p temp
read_verilog -sv struct_dynamic_range.sv read_verilog -sv struct_dynamic_range.sv
write_rtlil temp/struct_dynamic_range.il select -assert-count 4 t:$mul
! grep -F -q ' cell $shift ' temp/struct_dynamic_range.il select -assert-count 2 t:$shift
! grep -F -q ' switch $mul' temp/struct_dynamic_range.il select -assert-count 2 t:$shiftx
prep -top top prep -top top
flatten flatten
sat -enable_undef -verify -prove-asserts sat -enable_undef -verify -prove-asserts