mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-23 14:23:41 +00:00
Code Activity

Added first presentation slides

Browse source
This commit is contained in:
Clifford Wolf 2014-01-27 17:08:19 +01:00
parent fa103e55ad
commit fb4c3dff33
7 changed files with 105 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

22
manual/appnotes.sh Executable file
View file

@ -0,0 +1,22 @@
#!/bin/bash
set -ex
for job in APPNOTE_010_Verilog_to_BLIF APPNOTE_011_Design_Investigation
do
[ -f $job.ok -a $job.ok -nt $job.tex ] && continue
if [ -f $job/make.sh ]; then
cd $job
bash make.sh
cd ..
fi
old_md5=$([ -f $job.aux ] && md5sum < $job.aux || true)
while
pdflatex -shell-escape -halt-on-error $job.tex
new_md5=$(md5sum < $job.aux)
[ "$old_md5" != "$new_md5" ]
do
old_md5="$new_md5"
done
touch $job.ok
done