mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-30 21:57:47 +00:00
Code Activity

rtlil: add dump_sigmap for hacky signorm debugging

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-03-12 22:13:21 +01:00
parent b859080ef2
commit fb03a34277
2 changed files with 20 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
kernel/rtlil.h
View file

@ -2119,6 +2119,7 @@ public:
pool<RTLIL::Cell *> pending_deleted_cells; pool<RTLIL::Cell *> pending_deleted_cells;
dict<RTLIL::Wire *, pool<RTLIL::Cell *>> buf_norm_connect_index; dict<RTLIL::Wire *, pool<RTLIL::Cell *>> buf_norm_connect_index;
void bufNormalize(); void bufNormalize();
void dump_sigmap();
protected: protected:
SigNormIndex *sig_norm_index = nullptr; SigNormIndex *sig_norm_index = nullptr;

19
kernel/rtlil_bufnorm.cc
View file

@ -55,6 +55,19 @@ struct RTLIL::SigNormIndex
setup_fanout(); setup_fanout();
} }
void dump_sigmap() {
for (auto [name, wire] : module->wires_) {
log_debug("wire %s %p %s\n", name, wire, wire->name);
SigSpec ss(wire);
log_debug("ss %s\n", log_signal(ss));
sigmap(ss);
log_debug("sigmapped %s\n", log_signal(ss));
}
for (auto [lhs, rhs] : module->connections_) {
log_debug("connection %s %s\n", log_signal(lhs), log_signal(rhs));
}
}
void normalize() { void normalize() {
flush_connections(); flush_connections();
flush_newly_driven(); flush_newly_driven();
@ -346,6 +359,12 @@ void RTLIL::Module::sigNormalize()
} }
void RTLIL::Module::dump_sigmap()
{
if (sig_norm_index != nullptr)
sig_norm_index->dump_sigmap();
}
void RTLIL::Module::clear_sig_norm_index() void RTLIL::Module::clear_sig_norm_index()
{ {
if (sig_norm_index == nullptr) if (sig_norm_index == nullptr)