mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-24 05:08:56 +00:00
Docs: example_synth fifo update
More detail on `memory_libmap`, the `$__ICE40_RAM4K_` intermediate step, and the bizarre opt output.
This commit is contained in:
parent
fd0c574942
commit
fae35fe98b
4 changed files with 106 additions and 14 deletions
|
@ -7,11 +7,14 @@ synth_ice40 -top fifo -run begin:map_ram
|
|||
|
||||
# ========================================================
|
||||
|
||||
echo on
|
||||
tee -o fifo.libmap debug memory_libmap -lib +/ice40/brams.txt -lib +/ice40/spram.txt -no-auto-huge
|
||||
echo off
|
||||
synth_ice40 -top fifo -run map_ram:map_ffram
|
||||
select -set mem t:SB_RAM40_4K
|
||||
select -set remap @mem %ci:+SB_RAM40_4K[RADDR] @mem %co %%
|
||||
select -set rdata_path t:SB_RAM40_4K %ci*:-SB_RAM40_4K[WCLKE,WDATA,WADDR,WE] t:SB_RAM40_4K %co* %%
|
||||
show -color maroon3 @mem -color cornflowerblue @remap -notitle -format dot -prefix rdata_map_ram @rdata_path
|
||||
show -color cornflowerblue @remap -notitle -format dot -prefix rdata_map_ram @rdata_path
|
||||
|
||||
# ========================================================
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue