mirror of
https://github.com/YosysHQ/yosys
synced 2025-09-04 17:17:43 +00:00
verific: Use new value change logic also for $stable of wide signals.
I missed this in the previous PR.
This commit is contained in:
parent
c862b1dbfb
commit
fada77b8cf
3 changed files with 72 additions and 9 deletions
22
tests/sva/sva_value_change_changed_wide.sv
Normal file
22
tests/sva/sva_value_change_changed_wide.sv
Normal file
|
@ -0,0 +1,22 @@
|
|||
module top (
|
||||
input clk,
|
||||
input [2:0] a,
|
||||
input [2:0] b
|
||||
);
|
||||
default clocking @(posedge clk); endclocking
|
||||
|
||||
assert property (
|
||||
$changed(a)
|
||||
);
|
||||
|
||||
assert property (
|
||||
$changed(b) == ($changed(b[0]) || $changed(b[1]) || $changed(b[2]))
|
||||
);
|
||||
|
||||
`ifndef FAIL
|
||||
assume property (
|
||||
a !== 'x ##1 $changed(a)
|
||||
);
|
||||
`endif
|
||||
|
||||
endmodule
|
Loading…
Add table
Add a link
Reference in a new issue