mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Added $_DFFE_??_ cell types

Browse source
This commit is contained in:
Clifford Wolf 2014-12-08 10:43:38 +01:00
parent 2903143ae5
commit fad9cec47b
3 changed files with 41 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

32
techlibs/common/simcells.v
View file

@ -163,6 +163,38 @@ always @(posedge C) begin
end
endmodule
module \$_DFFE_NN_ (D, Q, C, E);
input D, C, E;
output reg Q;
always @(negedge C) begin
if (!E) Q <= D;
end
endmodule
module \$_DFFE_NP_ (D, Q, C, E);
input D, C, E;
output reg Q;
always @(negedge C) begin
if (E) Q <= D;
end
endmodule
module \$_DFFE_PN_ (D, Q, C, E);
input D, C, E;
output reg Q;
always @(posedge C) begin
if (!E) Q <= D;
end
endmodule
module \$_DFFE_PP_ (D, Q, C, E);
input D, C, E;
output reg Q;
always @(posedge C) begin
if (E) Q <= D;
end
endmodule
module \$_DFF_NN0_ (D, Q, C, R);
input D, C, R;
output reg Q;