mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-22 08:35:32 +00:00
format
This commit is contained in:
parent
0d5d7809f8
commit
fad1b285df
1 changed files with 21 additions and 21 deletions
|
@ -290,27 +290,27 @@ struct MuxpackWorker
|
|||
}
|
||||
|
||||
if (make_excl) {
|
||||
/* We create the following one-hot select line decoder
|
||||
S0 S1 S2 S3 ...
|
||||
| | | |
|
||||
+--------+ +----------+ +-------------+ |
|
||||
| _|_ | _|_ | _|_ |
|
||||
| \_/ | \_/ | \_/ |
|
||||
| o | o | o |
|
||||
| | | | | ___ | |
|
||||
| +----------+ | | / | | |
|
||||
| | | |___| | / |___| |
|
||||
| |___| | & | / / | & | / ...
|
||||
| | & | \___/ / / \___/ / /
|
||||
| \___/ | | / | | /
|
||||
| | +------+ +-------+
|
||||
| | | | | |
|
||||
| | |___| |___|
|
||||
| | | & | | & |
|
||||
| | \___/ \___/
|
||||
| | | |
|
||||
S0 S0'S1 S0'S1'S2 S0'S1'S2'S3 ...
|
||||
*/
|
||||
/* We create the following one-hot select line decoder
|
||||
S0 S1 S2 S3 ...
|
||||
| | | |
|
||||
+--------+ +----------+ +-------------+ |
|
||||
| _|_ | _|_ | _|_ |
|
||||
| \_/ | \_/ | \_/ |
|
||||
| o | o | o |
|
||||
| | | | | ___ | |
|
||||
| +----------+ | | / | | |
|
||||
| | | |___| | / |___| |
|
||||
| |___| | & | / / | & | / ...
|
||||
| | & | \___/ / / \___/ / /
|
||||
| \___/ | | / | | /
|
||||
| | +------+ +-------+
|
||||
| | | | | |
|
||||
| | |___| |___|
|
||||
| | | & | | & |
|
||||
| | \___/ \___/
|
||||
| | | |
|
||||
S0 S0'S1 S0'S1'S2 S0'S1'S2'S3 ...
|
||||
*/
|
||||
SigSpec decodedSelect;
|
||||
Cell *cell = last_cell;
|
||||
std::vector<RTLIL::SigBit> select_bits = s_sig.bits();
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue