mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-20 22:25:49 +00:00
Code Activity

Revert mux NEW_ID4 naming that broke equiv_opt tests

Browse source 
Mux/MuxGate helpers must keep NEW_ID for the result wire; using
NEW_ID4_SUFFIX(name) can alias the caller's cell name and corrupt
netlists. Also drop now-dead cells.empty guards in alumacc.

Co-authored-by: Cursor <cursoragent@cursor.com>
This commit is contained in:
Akash Levy 2026-07-08 23:44:16 -07:00
parent a0935a9e9e
commit fa30cb1eef
2 changed files with 13 additions and 17 deletions
Download patch file Download diff file Expand all files Collapse all files

12
passes/techmap/alumacc.cc
View file

@ -514,10 +514,8 @@ struct AlumaccWorker
if (GetSize(n->b) == 0 && GetSize(n->c) == 0 && GetSize(n->cmp) == 0)
{
n->alu_cell = module->addPos(NEW_ID2_SUFFIX("pos"), n->a, n->y, n->is_signed); // SILIMATE: Improve the naming
if (n->cells.size() > 0) {
for (auto attr : n->cells[0]->attributes)
n->alu_cell->attributes[attr.first] = attr.second;
}
for (auto attr : cell->attributes)
n->alu_cell->attributes[attr.first] = attr.second;
log(" creating $pos cell for ");
for (int i = 0; i < GetSize(n->cells); i++)
@ -535,10 +533,8 @@ struct AlumaccWorker
log("%s%s", i ? ", ": "", n->cells[i]);
log(": %s\n", n->alu_cell);
if (n->cells.size() > 0) {
for (auto attr : n->cells[0]->attributes)
n->alu_cell->attributes[attr.first] = attr.second;
}
for (auto attr : cell->attributes)
n->alu_cell->attributes[attr.first] = attr.second;
n->alu_cell->setPort(ID::A, n->a);
n->alu_cell->setPort(ID::B, n->b);