mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-22 05:43:40 +00:00
Code Activity

cxxrtl: expose RTLIL::{Wire,Memory}->start_offset in debug info.

Browse source
This commit is contained in:
whitequark 2020-06-11 12:42:37 +00:00
parent 8a4841d786
commit fa04b19670
3 changed files with 62 additions and 40 deletions
Download patch file Download diff file Expand all files Collapse all files

6
backends/cxxrtl/cxxrtl_capi.h
View file

@ -113,9 +113,15 @@ struct cxxrtl_object {
// Width of the object in bits.
size_t width;
// Index of the least significant bit.
size_t lsb_at;
// Depth of the object. Only meaningful for memories; for other objects, always 1.
size_t depth;
// Index of the first word. Only meaningful for memories; for other objects, always 0;
size_t zero_at;
// Bits stored in the object, as 32-bit chunks, least significant bits first.
//
// The width is rounded up to a multiple of 32; the padding bits are always set to 0 by