mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-12 06:00:55 +00:00
Code Activity

Fix comments

Browse source
This commit is contained in:
Eddie Hung 2019-08-22 12:35:35 -07:00
parent 9224b3bc17
commit f9906eed68
8 changed files with 11 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/ice40/mul.ys
View file

@ -1,6 +1,6 @@
read_verilog mul.v
hierarchy -top top
equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 -dsp # equivalency check same as technology-dependent fine-grained synthesis
equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 -dsp # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
select -assert-count 1 t:SB_MAC16