mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-31 00:13:18 +00:00
Code Activity

Added help messages to proc_* passes

Browse source
This commit is contained in:
Clifford Wolf 2013-03-01 09:26:29 +01:00
parent 36954471a6
commit f952309c81
6 changed files with 110 additions and 27 deletions
Download patch file Download diff file Expand all files Collapse all files

24
passes/proc/proc_dff.cc
View file

@ -161,18 +161,30 @@ static void proc_dff(RTLIL::Module *mod, RTLIL::Process *proc, ConstEval &ce)
}
struct ProcDffPass : public Pass {
ProcDffPass() : Pass("proc_dff") { }
ProcDffPass() : Pass("proc_dff", "extract flip-flops from processes") { }
virtual void help()
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
log("\n");
log(" proc_dff [selection]\n");
log("\n");
log("This pass identifies flip-flops in the processes and converts then to\n");
log("flip-flop cells.\n");
log("\n");
}
virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
{
log_header("Executing PROC_DFF pass (convert process syncs to FFs).\n");
extra_args(args, 1, design);
for (auto &mod_it : design->modules) {
ConstEval ce(mod_it.second);
for (auto &proc_it : mod_it.second->processes)
proc_dff(mod_it.second, proc_it.second, ce);
}
for (auto &mod_it : design->modules)
if (design->selected(mod_it.second)) {
ConstEval ce(mod_it.second);
for (auto &proc_it : mod_it.second->processes)
if (design->selected(mod_it.second, proc_it.second))
proc_dff(mod_it.second, proc_it.second, ce);
}
}
} ProcDffPass;