mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 13:18:56 +00:00
Code Activity

Added help messages to proc_* passes

Browse source
This commit is contained in:
Clifford Wolf 2013-03-01 09:26:29 +01:00
parent 36954471a6
commit f952309c81
6 changed files with 110 additions and 27 deletions
Download patch file Download diff file Expand all files Collapse all files

25
passes/proc/proc_arst.cc
View file

@ -174,18 +174,31 @@ static void proc_arst(RTLIL::Module *mod, RTLIL::Process *proc, SigMap &assign_m
}
struct ProcArstPass : public Pass {
ProcArstPass() : Pass("proc_arst") { }
ProcArstPass() : Pass("proc_arst", "detect asynchronous resets") { }
virtual void help()
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
log("\n");
log(" proc_arst [selection]\n");
log("\n");
log("This pass identifies asynchronous resets in the processes and converts them\n");
log("to a different internal representation that is suitable for generating\n");
log("flip-flop cells with asynchronous resets.\n");
log("\n");
}
virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
{
log_header("Executing PROC_ARST pass (detect async resets in processes).\n");
extra_args(args, 1, design);
for (auto &mod_it : design->modules) {
SigMap assign_map(mod_it.second);
for (auto &proc_it : mod_it.second->processes)
proc_arst(mod_it.second, proc_it.second, assign_map);
}
for (auto &mod_it : design->modules)
if (design->selected(mod_it.second)) {
SigMap assign_map(mod_it.second);
for (auto &proc_it : mod_it.second->processes)
if (design->selected(mod_it.second, proc_it.second))
proc_arst(mod_it.second, proc_it.second, assign_map);
}
}
} ProcArstPass;