3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 10:55:51 +00:00

Revert "Wrap SB_LUT+SB_CARRY into $__ICE40_CARRY_WRAPPER"

This commit is contained in:
David Shah 2019-08-10 17:14:48 +01:00 committed by GitHub
parent f54bf1631f
commit f9020ce2b3
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
20 changed files with 181 additions and 181 deletions

21
tests/opt/opt_ff.v Normal file
View file

@ -0,0 +1,21 @@
module top(
input clk,
input rst,
input [2:0] a,
output [1:0] b
);
reg [2:0] b_reg;
initial begin
b_reg <= 3'b0;
end
assign b = b_reg[1:0];
always @(posedge clk or posedge rst) begin
if(rst) begin
b_reg <= 3'b0;
end else begin
b_reg <= a;
end
end
endmodule