mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 13:18:56 +00:00
Code Activity

Manual fixes for new cell connections API

Browse source
This commit is contained in:
Clifford Wolf 2014-07-26 15:57:57 +02:00
parent b7dda72302
commit f8fdc47d33
36 changed files with 169 additions and 123 deletions
Download patch file Download diff file Expand all files Collapse all files

8
passes/sat/miter.cc
View file

@ -132,8 +132,8 @@ static void create_miter_equiv(struct Pass *that, std::vector<std::string> args,
w2->width = w1->width;
miter_module->add(w2);
gold_cell->connections()[w1->name] = w2;
gate_cell->connections()[w1->name] = w2;
gold_cell->set(w1->name, w2);
gate_cell->set(w1->name, w2);
}
if (w1->port_output)
@ -150,8 +150,8 @@ static void create_miter_equiv(struct Pass *that, std::vector<std::string> args,
w2_gate->width = w1->width;
miter_module->add(w2_gate);
gold_cell->connections()[w1->name] = w2_gold;
gate_cell->connections()[w1->name] = w2_gate;
gold_cell->set(w1->name, w2_gold);
gate_cell->set(w1->name, w2_gate);
RTLIL::SigSpec this_condition;