mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-07 06:33:24 +00:00
Manual fixes for new cell connections API
This commit is contained in:
parent
b7dda72302
commit
f8fdc47d33
36 changed files with 169 additions and 123 deletions
|
@ -219,7 +219,7 @@ static bool expand_module(RTLIL::Design *design, RTLIL::Module *module, bool fla
|
|||
|
||||
RTLIL::Module *mod = design->modules[cell->type];
|
||||
|
||||
for (auto &conn : cell->connections()) {
|
||||
for (auto &conn : cell->connections_) {
|
||||
int conn_size = conn.second.size();
|
||||
std::string portname = conn.first;
|
||||
if (portname.substr(0, 1) == "$") {
|
||||
|
@ -519,7 +519,7 @@ struct HierarchyPass : public Pass {
|
|||
new_connections[pos_map.at(key)] = conn.second;
|
||||
} else
|
||||
new_connections[conn.first] = conn.second;
|
||||
cell->connections() = new_connections;
|
||||
cell->connections_ = new_connections;
|
||||
}
|
||||
}
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue