3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-10 19:27:07 +00:00

Small opt

This commit is contained in:
Eddie Hung 2019-07-10 18:56:50 -07:00
parent 4a995c5d80
commit f8f0ffe786

View file

@ -749,7 +749,6 @@ void AigerReader::post_process()
log_assert(box_module);
RTLIL::Module* flop_module = nullptr;
const RTLIL::IdString flop_past_q = RTLIL::escape_id("\\$pastQ");
if (seen_boxes.insert(cell->type).second) {
auto it = box_module->attributes.find("\\abc_flop");
if (it != box_module->attributes.end()) {
@ -830,7 +829,7 @@ void AigerReader::post_process()
rhs.append(wire);
}
if (!flop_module || port_name != flop_past_q)
if (!flop_module || port_name != "\\$pastQ")
cell->setPort(port_name, rhs);
}