mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 09:34:09 +00:00
Code Activity

read_verilog: set location of AST_TCALL.

Browse source 
Useful for error reporting of $display() arguments, etc.
This commit is contained in:
whitequark 2020-11-29 02:40:36 +00:00 committed by Marcelina Kościelnicka
parent 389b8d0f94
commit f8e2c955fc
1 changed files with 3 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
frontends/verilog/verilog_parser.y
View file

@ -1830,7 +1830,7 @@ struct_member_type: { astbuf1 = new AstNode(AST_STRUCT_ITEM); } member_type_toke
;
member_type_token:
member_type
member_type
| hierarchical_type_id {
addWiretypeNode($1, astbuf1);
}
@ -2721,6 +2721,7 @@ behavioral_stmt:
ast_stack.push_back(node);
append_attr(node, $1);
} opt_arg_list ';'{
SET_AST_NODE_LOC(ast_stack.back(), @2, @5);
ast_stack.pop_back();
} |
attr TOK_MSG_TASKS {
@ -2731,6 +2732,7 @@ behavioral_stmt:
ast_stack.push_back(node);
append_attr(node, $1);
} opt_arg_list ';'{
SET_AST_NODE_LOC(ast_stack.back(), @2, @5);
ast_stack.pop_back();
} |
attr TOK_BEGIN {