mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-12 20:18:20 +00:00
Code Activity

Fixed iterator invalidation bug in "rename" command

Browse source
This commit is contained in:
Clifford Wolf 2015-02-09 00:18:36 +01:00
parent 139648554d
commit f889e3d385
1 changed files with 4 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
passes/cmds/rename.cc
View file

@ -34,9 +34,10 @@ static void rename_in_module(RTLIL::Module *module, std::string from_name, std::
for (auto &it : module->wires_) for (auto &it : module->wires_)
if (it.first == from_name) { if (it.first == from_name) {
log("Renaming wire %s to %s in module %s.\n", log_id(it.second), log_id(to_name), log_id(module)); Wire *w = it.second;
module->rename(it.second, to_name); log("Renaming wire %s to %s in module %s.\n", log_id(w), log_id(to_name), log_id(module));
if (it.second->port_id) module->rename(w, to_name);
if (w->port_id)
module->fixup_ports(); module->fixup_ports();
return; return;
} }