mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-07 11:41:23 +00:00
Code Activity

mark DSPs as TODOs for now

Browse source
This commit is contained in:
Miodrag Milanovic 2024-03-13 10:07:54 +01:00
parent 8f42d6dace
commit f836de6bcc
3 changed files with 198 additions and 197 deletions
Download patch file Download diff file Expand all files Collapse all files

13
techlibs/nanoxplore/cells_wrap_l.v
View file

@ -1399,4 +1399,15 @@ module NX_RFB(RCK, WCK, I1, I2, I3, I4, I5, I6, I7, I8, I9, I10, I11, I12, I13,
.WA6(WA6),
.WE(WE)
);
endmodule
endmodule
// TODO
module SMUL24x32_2DSP_ACC_2DSP_L(clk, rst, we, A, B, Z);
input [23:0] A;
input [31:0] B;
output [91:0] Z;
input clk;
input rst;
input we;
endmodule