mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 17:44:09 +00:00
Code Activity

Merge pull request #4802 from povik/abc9-box-repeat

Browse source 
Adjust `abc9_ops -prep_box` to allow repeated invocation
This commit is contained in:
Martin Povišer 2024-12-10 20:08:17 +01:00 committed by GitHub
parent ea38fcca5e f3f8037328
commit f7ad003a6f
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 2 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
passes/techmap/abc9_ops.cc
View file

@ -969,13 +969,10 @@ void prep_box(RTLIL::Design *design)
if (it == module->attributes.end()) if (it == module->attributes.end())
continue; continue;
bool box = it->second.as_bool(); bool box = it->second.as_bool();
module->attributes.erase(it);
if (!box) if (!box)
continue; continue;
auto r = module->attributes.insert(ID::abc9_box_id); auto r = module->attributes.insert(ID::abc9_box_id);
if (!r.second)
continue;
r.first->second = abc9_box_id++; r.first->second = abc9_box_id++;
if (module->get_bool_attribute(ID::abc9_flop)) { if (module->get_bool_attribute(ID::abc9_flop)) {
@ -1097,8 +1094,9 @@ void prep_box(RTLIL::Design *design)
ss << std::endl; ss << std::endl;
auto &t = timing.setup_module(module); auto &t = timing.setup_module(module);
if (t.comb.empty()) if (t.comb.empty() && !outputs.empty() && !inputs.empty()) {
log_error("Module '%s' with (* abc9_box *) has no timing (and thus no connectivity) information.\n", log_id(module)); log_error("Module '%s' with (* abc9_box *) has no timing (and thus no connectivity) information.\n", log_id(module));
}
for (const auto &o : outputs) { for (const auto &o : outputs) {
first = true; first = true;