mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-01-28 12:58:44 +00:00
Code Activity

verilog_backend: simplemap $priority, ruining everything

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-01-19 19:18:45 +01:00
parent f528e1cea1
commit f785b664af
1 changed files with 1 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
backends/verilog/verilog_backend.cc
View file

@ -2680,6 +2680,7 @@ struct VerilogBackend : public Backend {
if (!noexpr) {
Pass::call(design, "bmuxmap");
Pass::call(design, "demuxmap");
Pass::call(design, "simplemap t:$priority");
}
Pass::call(design, "clean_zerowidth");
log_pop();