mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Remove auto_wire framework (smarter than the verilog standard)

Browse source
This commit is contained in:
Clifford Wolf 2013-11-24 17:29:11 +01:00
parent 609caa23b5
commit f71e27dbf1
9 changed files with 5 additions and 126 deletions
Download patch file Download diff file Expand all files Collapse all files

2
backends/ilang/ilang_backend.cc
View file

@ -118,8 +118,6 @@ void ILANG_BACKEND::dump_wire(FILE *f, std::string indent, const RTLIL::Wire *wi
fprintf(f, "\n");
}
fprintf(f, "%s" "wire ", indent.c_str());
if (wire->auto_width)
fprintf(f, "auto ");
if (wire->width != 1)
fprintf(f, "width %d ", wire->width);
if (wire->start_offset != 0)