mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

Updated .gitignore file for ilang and verilog frontends

Browse source
This commit is contained in:
Clifford Wolf 2014-10-15 01:14:38 +02:00
parent c3e9922b5d
commit f65e1c309f
2 changed files with 8 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

8
frontends/verilog/.gitignore vendored
View file

@ -1,4 +1,4 @@
lexer.cc
parser.output
parser.tab.cc
parser.tab.h
verilog_lexer.cc
verilog_parser.output
verilog_parser.tab.cc
verilog_parser.tab.h