mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 13:29:12 +00:00
Code Activity

Apply suggestions from code review

Browse source 
Co-Authored-By: Alberto Gonzalez <61295559+boqwxp@users.noreply.github.com>
This commit is contained in:
Eddie Hung 2020-03-30 08:19:56 -07:00 • committed by GitHub
parent d40f12252b
commit f64d59d824
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
2 changed files with 2 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

5
passes/memory/memory_share.cc
View file

@ -665,9 +665,7 @@ struct MemoryShareWorker
// Setup and run
// -------------
MemoryShareWorker(RTLIL::Design *design) :
design(design), modwalker(design)
{
MemoryShareWorker(RTLIL::Design *design) : design(design), modwalker(design) {}
}
void operator()(RTLIL::Module* module)
@ -764,7 +762,6 @@ struct MemorySharePass : public Pass {
void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE {
log_header(design, "Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n");
extra_args(args, 1, design);
MemoryShareWorker msw(design);
for (auto module : design->selected_modules())

3
passes/opt/share.cc
View file

@ -1148,11 +1148,10 @@ struct ShareWorker
#endif
limit = config.limit;
modwalker.setup(module);
cells_to_remove.clear();
recursion_state.clear();;
recursion_state.clear();
topo_cell_drivers.clear();
topo_bit_drivers.clear();
exclusive_ctrls.clear();