mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-23 07:32:32 +00:00
Code Activity

Bump Yosys to latest

Browse source
This commit is contained in:
Akash Levy 2025-09-13 04:35:52 -07:00
commit f5cb0c328f
153 changed files with 1096 additions and 989 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/memory/memory_dff.cc
View file

@ -334,7 +334,7 @@ struct MemoryDffWorker
void handle_rd_port(Mem &mem, QuickConeSat &qcsat, int idx)
{
auto &port = mem.rd_ports[idx];
log("Checking read port `%s'[%d] in module `%s': ", mem.memid.c_str(), idx, module->name.c_str());
log("Checking read port `%s'[%d] in module `%s': ", mem.memid, idx, module->name);
std::vector<MuxData> muxdata;
SigSpec data = walk_muxes(port.data, muxdata);
@ -554,7 +554,7 @@ struct MemoryDffWorker
void handle_rd_port_addr(Mem &mem, int idx)
{
auto &port = mem.rd_ports[idx];
log("Checking read port address `%s'[%d] in module `%s': ", mem.memid.c_str(), idx, module->name.c_str());
log("Checking read port address `%s'[%d] in module `%s': ", mem.memid, idx, module->name);
FfData ff;
pool<std::pair<Cell *, int>> bits;