mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-13 17:36:16 +00:00
Code Activity

fix indent

Browse source
This commit is contained in:
Chun Lin Min 2024-07-02 13:54:36 -07:00
parent 68a11c9941
commit f57b624281
1 changed files with 10 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

20
techlibs/mchp/LSRAM.txt
View file

@ -45,10 +45,10 @@ ram block $__LSRAM_TDP_ {
option "WIDTH_CONFIG" "REGULAR" { option "WIDTH_CONFIG" "REGULAR" {
# Data-Width| Address bits # Data-Width| Address bits
# 1 | 14 # 1 | 14
# 2 | 13 # 2 | 13
# 4 | 12 # 4 | 12
# 8 | 11 # 8 | 11
# 16 | 10 # 16 | 10
# 14 address bits # 14 address bits
@ -60,7 +60,7 @@ ram block $__LSRAM_TDP_ {
option "WIDTH_CONFIG" "ALIGN" { option "WIDTH_CONFIG" "ALIGN" {
# Data-Width| Address bits # Data-Width| Address bits
# 5 | 12 # 5 | 12
# 10 | 11 # 10 | 11
# 20 | 10 # 20 | 10
@ -134,10 +134,10 @@ ram block $__LSRAM_SDP_ {
option "WIDTH_CONFIG" "REGULAR" { option "WIDTH_CONFIG" "REGULAR" {
# Data-Width| Address bits # Data-Width| Address bits
# 1 | 14 # 1 | 14
# 2 | 13 # 2 | 13
# 4 | 12 # 4 | 12
# 8 | 11 # 8 | 11
# 16 | 10 # 16 | 10
# 32 | 9 # 32 | 9
@ -152,7 +152,7 @@ ram block $__LSRAM_SDP_ {
option "WIDTH_CONFIG" "ALIGN" { option "WIDTH_CONFIG" "ALIGN" {
# Data-Width| Address bits # Data-Width| Address bits
# 5 | 12 # 5 | 12
# 10 | 11 # 10 | 11
# 20 | 10 # 20 | 10
# 40 | 9 # 40 | 9