mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

Merge pull request #3810 from charlottia/docs-celllib-minor

Browse source
This commit is contained in:
N. Engelhardt 2023-06-21 10:34:59 +02:00 committed by GitHub
parent 104edb4587 0c0171bd60
commit f573aebdd3
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
docs/source/CHAPTER_CellLib.rst
View file

@ -571,7 +571,7 @@ The ``$mem_v2`` cell has the following ports:
signals for the read ports. signals for the read ports.
``\RD_DATA`` ``\RD_DATA``
This input is ``\RD_PORTS*\WIDTH`` bits wide, containing all data This output is ``\RD_PORTS*\WIDTH`` bits wide, containing all data
signals for the read ports. signals for the read ports.
``\RD_ARST`` ``\RD_ARST``