mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 18:05:24 +00:00
Merge pull request #3810 from charlottia/docs-celllib-minor
This commit is contained in:
commit
f573aebdd3
|
@ -571,7 +571,7 @@ The ``$mem_v2`` cell has the following ports:
|
|||
signals for the read ports.
|
||||
|
||||
``\RD_DATA``
|
||||
This input is ``\RD_PORTS*\WIDTH`` bits wide, containing all data
|
||||
This output is ``\RD_PORTS*\WIDTH`` bits wide, containing all data
|
||||
signals for the read ports.
|
||||
|
||||
``\RD_ARST``
|
||||
|
|
Loading…
Reference in a new issue