mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-29 03:45:52 +00:00
Code Activity

quicklogic: update dspv2_sim.v to v1.1 Feb21

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-03-05 22:00:29 +01:00 • committed by Martin Povišer
parent 9b52ba8738
commit f55da95ec8
2 changed files with 127 additions and 88 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/quicklogic/qlf_k6n10f/dspv2_map.v
View file

@ -38,7 +38,7 @@ module \$__MUL16X9 (input [15:0] A, input [8:0] B, output [24:0] Y);
dspv2_16x9x32_cfg_ports _TECHMAP_REPLACE_ (
.a_i(A),
.b_i(B),
.c_i(10'd0),
.c_i(9'd0),
.z_o(Y),
.clock_i(1'bx),