mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-31 03:32:29 +00:00 
			
		
		
		
	fix div_mod test
This commit is contained in:
		
							parent
							
								
									86f1375ecd
								
							
						
					
					
						commit
						f4a48ce8e6
					
				
					 1 changed files with 1 additions and 1 deletions
				
			
		|  | @ -4,6 +4,6 @@ flatten | |||
| equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 # equivalency check | ||||
| design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design) | ||||
| cd top # Constrain all select calls below inside the top module | ||||
| select -assert-count 88 t:SB_LUT4 | ||||
| select -assert-count 62 t:SB_LUT4 | ||||
| select -assert-count 65 t:SB_CARRY | ||||
| select -assert-none t:SB_LUT4 t:SB_CARRY %% t:* %D | ||||
|  |  | |||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue