mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 11:42:30 +00:00
Code Activity

Merge pull request #729 from whitequark/write_verilog_initial

Browse source 
write_verilog: correctly map RTLIL `sync init`
This commit is contained in:
Clifford Wolf 2018-12-16 15:50:16 +01:00 • committed by GitHub
commit f481ad4d44
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

2
backends/verilog/verilog_backend.cc
View file

@ -1352,6 +1352,8 @@ void dump_process(std::ostream &f, std::string indent, RTLIL::Process *proc, boo
if (sync->type == RTLIL::STa) { if (sync->type == RTLIL::STa) {
f << stringf("%s" "always @* begin\n", indent.c_str()); f << stringf("%s" "always @* begin\n", indent.c_str());
} else if (sync->type == RTLIL::STi) {
f << stringf("%s" "initial begin\n", indent.c_str());
} else { } else {
f << stringf("%s" "always @(", indent.c_str()); f << stringf("%s" "always @(", indent.c_str());
if (sync->type == RTLIL::STp || sync->type == RTLIL::ST1) if (sync->type == RTLIL::STp || sync->type == RTLIL::ST1)