mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-25 15:09:34 +00:00
techlibs: remove cells.lib
This commit is contained in:
parent
abc78f0424
commit
f47540b950
2 changed files with 0 additions and 109 deletions
|
|
@ -28,7 +28,6 @@ $(eval $(call add_share_file,share,techlibs/common/adff2dff.v))
|
|||
$(eval $(call add_share_file,share,techlibs/common/dff2ff.v))
|
||||
$(eval $(call add_share_file,share,techlibs/common/gate2lut.v))
|
||||
$(eval $(call add_share_file,share,techlibs/common/cmp2lut.v))
|
||||
$(eval $(call add_share_file,share,techlibs/common/cells.lib))
|
||||
$(eval $(call add_share_file,share,techlibs/common/mul2dsp.v))
|
||||
$(eval $(call add_share_file,share,techlibs/common/abc9_model.v))
|
||||
$(eval $(call add_share_file,share,techlibs/common/abc9_map.v))
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue